Sr. Staff SoC Power & Performance Architect
Job Description
<div class="content-intro"><p><span style="font-size: 12pt;"><strong>Company Overview</strong></span></p> <p><strong>Ambiq</strong> is on a mission to enable intelligence everywhere — powering the AI edge revolution with the world's lowest-power semiconductor solutions.</p> <p>Built on our proprietary sub- and near-threshold technology, our chips deliver multi-fold improvements in energy efficiency without costly process scaling. Since 2010, we've shipped over 300 million units to customers building smarter wearables, medical devices, IoT products, and AI-powered edge applications.</p> <p>Our cross-functional teams span design, research, development, production, marketing, sales, and operations across Austin, Hsinchu, Shanghai, Shenzhen, and Singapore. We move fast, tackle hard problems, and create space for people to grow through complex, meaningful work that shapes the future of technology.</p> <p>We're looking for self-motivated, creative problem-solvers who are eager to push technological limits and make a real impact in energy efficiency.</p> <p>At Ambiq, we live by five values: <strong>Innovate. Collaborate. Focus. Learn. Achieve.</strong></p> <p>If that's you, join us — the intelligence everywhere revolution starts here.</p> <p> </p></div><p><span data-ccp-props="{"134233117":true,"134233118":true,"201341983":0,"335559740":240}"><u><strong>This role will be on-site 5 days a week in NW Austin.</strong></u></span></p> <h3><strong><span data-contrast="none">Scope</span></strong><span data-contrast="none"> </span><span data-ccp-props="{"134233117":true,"134233118":true,"201341983":0,"335559740":240}"> </span></h3> <p class="PDq2pG_selectionAnchorContainer" data-start="5617" data-end="6025">Ambiq is looking for a <strong data-start="5640" data-end="5683">Sr. Staff Power & Performance Architect</strong> to help shape the architecture behind some of the industry’s most power-efficient SoCs. You will drive power and performance analysis, budgeting, modeling, and debug from early architecture through silicon correlation, while defining practical architecture guidance for power management, clocking/reset, fabric, and embedded system behavior.</p> <p data-start="6027" data-end="6208">This role is ideal for a senior low-power SoC architect who enjoys hands-on analysis, silicon debug, architecture specification, automation, and customer-facing technical influence.</p> <h3><strong><span data-contrast="auto">Responsibilities</span></strong><span data-ccp-props="{"134233117":true,"134233118":true,"201341983":0,"335559740":240}"> </span></h3> <ul> <li data-section-id="1cx1fsh" data-start="6577" data-end="6720">Execute power and performance analysis across pre-silicon modeling, RTL power analysis, power-aware simulation, and post-silicon correlation.</li> <li data-section-id="14bruov" data-start="6721" data-end="6791">Build and maintain SoC, subsystem, and use-case-level power budgets.</li> <li data-section-id="1al30ij" data-start="6792" data-end="6879">Drive variance analysis against power and performance targets, surfacing risks early.</li> <li data-section-id="16xbjav" data-start="6880" data-end="6963">Lead architectural debug of power anomalies in simulation, emulation, or silicon.</li> <li data-section-id="1gl0o8f" data-start="6964" data-end="7038">Trace issues from waveform to RTL to architectural intent to root cause.</li> <li data-section-id="17nsv0j" data-start="7039" data-end="7178">Develop and automate power modeling infrastructure, reporting flows, regression dashboards, and analysis t