Senior FPGA Verification Engineer

<div class="content-intro"><p>Anduril Industries is a defense technology company with a mission to transform U.S. and allied military capabilities with advanced technology. By bringing the expertise, technology, and business model of the 21st century’s most innovative companies to the defense industry, Anduril is changing how military systems are designed, built and sold. Anduril’s family of systems is powered by Lattice OS, an AI-powered operating system that turns thousands of data streams into a realtime, 3D command and control center. As the world enters an era of strategic competition, Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not years.</p></div><h3><strong><span data-contrast="auto"><span data-ccp-parastyle="heading 3">ABOUT THE TEAM </span></span></strong><span data-ccp-props="{"134233117":false,"134233118":false,"134245418":true,"134245529":true,"335559738":281,"335559739":281}"> </span></h3> <p><span data-contrast="auto">The Anduril Imaging team develops state-of-the-art imaging systems across both hardware and software, deployed to tackle the most significant security challenges of America and its allies. The team is heavily involved in utilizing computer vision, perception, electro-optical, infrared, and sensor data to give our war fighters and allies an advantage. </span><span data-ccp-props="{"134233117":false,"134233118":false,"335559738":240,"335559739":240}"> </span></p> <h3><strong><span data-contrast="auto"><span data-ccp-parastyle="heading 3">ABOUT THE JOB </span></span></strong><span data-ccp-props="{"134233117":false,"134233118":false,"134245418":true,"134245529":true,"335559738":281,"335559739":281}"> </span></h3> <p><span data-contrast="auto">The Imaging team is seeking a Senior FPGA Verification Engineer to help design a new product lines. In this role, you will work closely with an interdisciplinary technical team to define, complete the design and analysis, build prototypes leading to ground and flight testing, and mature the prototypes into products. </span><span data-ccp-props="{"134233117":false,"134233118":false,"335559738":240,"335559739":240}"> </span></p> <h4><strong><span data-contrast="auto">WHAT YOU’LL DO</span></strong><span data-contrast="auto"> </span><span data-ccp-props="{"134233117":false,"134233118":false,"335559738":240,"335559739":240}"> </span></h4> <ul> <li><span data-contrast="auto">Verification environment architecture and design using tools like SystemVerilog or OVM/UVM</span><span data-ccp-props="{"134233117":false,"134233118":false,"335559738":240,"335559739":240}"> </span></li> <li><span data-contrast="auto">Creation of written test plan, testcases, code coverage tracking, and functional coverage tracking</span><span data-ccp-props="{"134233117":false,"134233118":false,"335557856":16777215,"335559738":240,"335559739":240}"> </span></li> <li><span data-contrast="auto">Testbench development for the verification of RTL blocks using VHDL or SystemVerilog</span><span data-ccp-props="{"134233117":false,"134233118":false,"335557856":16777215,"335559738":240,"335559739":240}"> </span></li> <li><span data-contrast="auto">Recommend new tools and practices for continuous improvement in the group's ASIC / FPGA verification flow</span><span data-ccp-props="{"134233117":false,"134233118":false,"335557856":16777215,"335559738":240,"335559739":240}">&n